The Computing Innovation Fellows Project

Recently Listed Mentors interested in:
Hardware / Architecture

• « Older Entries

  Newer Entries »
• Nikos Hardavellas at Northwestern University (Evanston, IL)
  Keywords: Parallel systems architecture and runtime environments, memory systems, heterogeneous multicores, parallel programming models, resilient system design, energy-aware computing, intersection of OS and architecture, intersection of architecture and DBMS 1May, 2010
• Alex Liu at Michigan State University (East Lansing, Michigan)
  Keywords: networking, security, algorithms, privacy, systems, Internet, measurement, protocol, performance, router design, policy, packet classification, firewall, TCAM optimization, packet processing. 1May, 2010
• Karu Sankaralingam at UW-Madison (Madison, WI)
  Keywords: Computer architecture, microarchitecture, reliability, prototype systems 29April, 2010
• Jason Cong at University of California, Los Angeles (Los Angeles, CA)
  Keywords: Domain-specific computing, reconfigurable architecture and reconfigurable computing, power-efficient architecture, network-on-chip, high-level synthesis, fault-tolerant designs, computer-aided design of VLSI circuits and systems 29April, 2010
• Miaoqing Huang at University of Arkansas (Fayetteville, Arkansas)
  Keywords: Reconfigurable computing, heterogeneous manycore architecture, hardware design, SSD cache design 28April, 2010
• Anura Jayasumana at Colorado State University, Computer Networking Research Lab (Fort Collins, CO 80523, )
  Keywords: Sensor Networks, Computer Networks, Telecommunication Networks, Performance Modeling, High-Speed Networking, Hardware Testing, Testable Design 28April, 2010
• David Lilja at University of Minnesota (Minneapolis, MN)
  Keywords: High-performance computer architecture; parallel processing; computer systems performance analysis; exploiting hardware-software interactions. 28April, 2010
• Partha Pande at Washington State University (Pullman)
  Keywords: Multi-Core, Wireless Network on Chip, Hardware Accelerator for biocomputing 28April, 2010
• John Darringer at IBM T J Watson Research Center (Yorkstown Heights, NY )
  Keywords: Performance, power modeling, thermal analysis, floorplanning, integrated system, architectural trade-off, 3D, chip integration, physical design. 28April, 2010
• Michael Scott at University of Rochester (Rochester, NY)
  Keywords: programming language design and implementation, run-time and operating systems, parallelism and concurrency, synchronization and transactional memory, distributed computing, high-level computer architecture 28April, 2010
• Patrick Schaumont at Virginia Polytechnic Institute and State University (Blacksburg, VA)
  Keywords: Cryptographic Hardware, Embedded Security, Codesign, Methodology, Low-power, Efficient Implementations, Physical Attacks, Physical Countermeasures 28April, 2010
• David kaeli at Northeastern University (Boston, MA)
  Keywords: GPUs, intrusion detection, virtualization, hardware/softarerecovery, many-core compilation and memory design 28April, 2010
• Sanjukta Bhanja at University of South Florida (Tampa Florida)
  Keywords: Unconventional Computing, Nano-computing, Magnetic Logic Devices, Cellular array, Bayesian Models, Beyond-CMOS computing 28April, 2010
• Jim Hurley at Intel Labs (Santa Clara, CA)
  Keywords: Ray Tracing, Rendering, Micro-Polygon, Physical Simulation, Global Illumination, Social Networking, Image Processing, Statistical Algorithms, Audio Propogation, Rasterization, GPU, Larrabee, Algorithms, Amaturn Content Creation, Mobile Internet Devices 10June, 2009
• Guri Sohi at University of Wisconsin-Madison (Madison, Wisconsin)
  Keywords: Parallel architectures, chip multiprocessors, speculative execution 10June, 2009
• Vijay Menon at Google Seattle (Seattle, WA)
  Keywords: compilers, programming languages, virtual machines, multi-core, transactional memory 10June, 2009
• Norm Jouppi at HP Labs (Palo Alto, CA)
  Keywords: Architecture, memory systems, and photonics. 9June, 2009
• Prabhakar Kudva at IBM TJ Watson Research Center (Yorktown Heights, NY)
  Keywords: Fault Tolerance, Reliability, Computer Architecture, Power management, Performance and power analysis, Soft Errors, System Design, Low power circuits, system design methods 9June, 2009
• Soner Onder at Michigan Technological University (Houghton, MI)
  Keywords: Compiler architecture interaction, program representations, optimizing compilers, instruction-level parallelism. 9June, 2009
• Montek Singh at University of North Carolina at Chapel Hill (Chapel Hill, NC)
  Keywords: asynchronous (i.e., clockless) circuits and systems; mixed-timing and GALS systems; on-chip networks (NOCs); high-performance and low-power systems; VLSI CAD; high-level synthesis; silicon compilation; and novel low-power graphics architectures. 8June, 2009
• Daniel Beece at IBM Watson Research Lab (Yorktown Heights, NY)
  Keywords: VLSI Design Automation Circuit Optimization Static Timing Statistical Static Timing Custom Circuit Tuning 8June, 2009
• Xian-He Sun at Illinois Institute of Technology (Chicago, IL)
  Keywords: high performance computing system, memory system, I/O system, performance optimization, fault tolerant computing 6June, 2009
• Howard Chen at IBM Research Division (Yorktown Heights, New York)
  Keywords: Computer aided design 5June, 2009
• Peter Feldmann at IBM TJ Watson Research (Yorktown Heights, NY)
  Keywords: Circuit simulation, Noise analysis, Timing analysis , Interconnect, Reduced Order Modeling, 5June, 2009
• Marcello Lajolo at NEC Laboratories America, Inc. (Princeton, NJ)
  Keywords: Networks on chip, hardware/software codesign, system-level design, parallel computer architectures, digital design 5June, 2009
• Tarek El-Ghazawi at High-Performance Computing Laboratory (HPCL) (Washington, DC)
  Keywords: High-Performance Computing, PGAS Programming Models, UPC, Hardware Accelerated Parallel Computing. 5June, 2009
• Erik Altman at IBM T.J. Watson Research Center (Hawthorne, NY)
  Keywords: multicore, SSD, middleware, webserving, middleware, databases, appserver,multi-tier 5June, 2009
• Srihari Cadambi at NEC Laboratories America, Inc. (Princeton, NJ)
  Keywords: Parallel computer architecture, reconfigurable architecture, embedded computing, parallel programming models, special-purpose hardware 5June, 2009
• Seth Goldstein at Carnegie Mellon University (Pittsburgh, PA)
  Keywords: Programmable Matter, Compilers, Architecture, Nanotechnology, Reconfigurable Computing 5June, 2009
• Ruchir Puri at IBM Thomas J Watson Research Center (Washington, DC)
  Keywords: Design automation, CAD, Logic and Physical Desin. Logic and Physical Synthesis.Design for Manufacturing, Layout Optimization, circuit Analysis. 5June, 2009
• Murali Annavaram at University of Southern California (Los Angeles, CA)
  Keywords: 3D stacking, reliability, power performance and reliability tradeoffs, simulation and modeling of CPUs, architecture, microarchitecture, mobile computing, sensor systems, low power designs, data center efficiency, 5June, 2009
• Iris Bahar at Brown University (Providence, RI)
  Keywords: Computer Architecture; Power and Thermal Aware Design; Nanoscale System Design; Validation, Test and Fault Tolerance of Integrated Circuits 4June, 2009
• Steven Nowick at Columbia University (New York, NY)
  Keywords: asynchronous and mixed-timing (i.e. mixed-clock, or synchronous/asynchronous) digital systems; high-performance and low-power systems; logic synthesis; computer-aided digital design; interconnect networks for parallel processors; GALS systems 4June, 2009
• Vladimir Zolotov at IBM T.J. Watson Research Center (Yorktown Heights, NY)
  Keywords: design automation, timing analysis, statistical timing, circuit analysis, circuit optimization, signal integrity, VLSI testing 4June, 2009
• Chung-Kuan Cheng at University of California, San Diego (San Diego, CA)
  Keywords: circuit simulation, physical layout, high performance low power interconnect, power ground network and clock analysis and designs. 4June, 2009
• David Du at University of Minnesota, Minneapolis Minnesota (Minneapolis, Minnesota)
  Keywords: Future Internet, Vechicle-to-Vechicle Communications, Air Transportation Cyber Physical Systems, Mobile and Sensor Networks, Mass Storage Systems, Long-Term Data Preservation, Data Security/Privacy, Information Critical Networks, Situation-Aware Networks 4June, 2009
• Jinjun Xiong at IBM Thomas J. Watson Research Center (Yorktown Heights, NY)
  Keywords: Design automation for VLSI circuits and systems, large scale mathematical and numerical optimization, combinatorial mathematics, statistics and experimental design, software engineering. 4June, 2009
• Lei He at University of California, Los Angeles (Los Angeles, CA)
  Keywords: VLSI circuits and systems, programmable logic including FPGA, low power computer architecture, computer-aided design, robust circuit and system design, numerical and combinatorial optimization, Robust circuits and systems, programmable logic including FPGA, low power and energy, solar energy and smart grid 4June, 2009
• David Kung at IBM T. J. Watson Research Center (Yorktown Heights, NY)
  Keywords: design automation, logic and physical synthesis, placement, routing, statistical timing, system level design automation, layout optimization, Design for Manufacturing, circuit analysis, static code analysis 3June, 2009
• Laxmi Bhuyan at University of California, Riverside (Riverside, CA)
  Keywords: Multiprocessor architecture, multicore I/O architecture, parallel and distributed processing, packet processing, network processors and P2P networks. 3June, 2009
• Alok Choudhary at Northwestern University (Evanston, IL)
  Keywords: High-Performance Computing, Data Intenstive Computing, Parallel I/O and storage, data mining, computer architecture, security, business, medical and bioinformatics applications, power aware systems 3June, 2009
• Sarma Vrudhula at Computer Science and Engineering, Arizona State University (Tempe, Arizona)
  Keywords: VLSI, CMOS, process variations, electronic cad, design automation, asynchronous/threshold logic, low power, energy/battery management, performance, power modeling, optimization, dynamic power management, dynamic thermal management, multi-core processors 2June, 2009
• Gary Tyson at Florida State University (Tallahassee, Fl)
  Keywords: Mobile systems; Android platform; Computer Architecture; Low power systems 1June, 2009
• John Carter at IBM Research (Austin, TX)
  Keywords: Power management, energy-proportional system design, computer architecture, distributed systems, operating systems, memory systems, storage, data center design, networking. 1June, 2009
• Pradip Bose at IBM Thomas J. Watson Research Center (Yorktown Heights, NY)
  Keywords: power-aware microarchitectures, reliable systems, technology-aware design and tools, pre-silicon modeling, verification-aware microarchitectures, 3D-integrated chip architectures 29May, 2009
• Jason Nieh at Columbia University (New York, NY)
  Keywords: software systems, operating systems, virtualization, file and storage systems, cloud computing, mobile computing, thin-client computing, network computing, Web systems, high-performance computing, security, performance evaluation. 29May, 2009
• Timothy Pinkston at University of Southern California (Los Angeles, California)
  Keywords: multiprocessor and multicore computer systems, routing algorithms and communication architecture, interconnection networks, on-chip networks, reliability, energy-efficient communication, performance evaluation 28May, 2009
• Greg Byrd at North Carolina State University (Raleigh, NC)
  Keywords: parallel architecture, transactional memory, multicore 27May, 2009
• David Whalley at Florida State University (Tallahassee, FL)
  Keywords: compiler optimizations, computer architecture, embedded systems 26May, 2009
• Kathryn McKinley at The University of Texas at Austin (Austin, TX)
  Keywords: scalable runtime services, scalable memory management, compiling for future architectures, improving software reliability and security 26May, 2009